Merge branch 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip

Pull irq updates from Thomas Gleixner:
 "The 4.6 pile of irq updates contains:

   - Support for IPI irqdomains to support proper integration of IPIs to
     and from coprocessors.  The first user of this new facility is
     MIPS.  The relevant MIPS patches come with the core to avoid merge
     ordering issues and have been acked by Ralf.

   - A new command line option to set the default interrupt affinity
     mask at boot time.

   - Support for some more new ARM and MIPS interrupt controllers:
     tango, alpine-msix and bcm6345-l1

   - Two small cleanups for x86/apic which we merged into irq/core to
     avoid yet another branch in x86 with two tiny commits.

   - The usual set of updates, cleanups in drivers/irqchip.  Mostly in
     the area of ARM-GIC, arada-37-xp and atmel chips.  Nothing
     outstanding here"

* 'irq-core-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tip/tip: (56 commits)
  irqchip/irq-alpine-msi: Release the correct domain on error
  irqchip/mxs: Fix error check of of_io_request_and_map()
  irqchip/sunxi-nmi: Fix error check of of_io_request_and_map()
  genirq: Export IRQ functions for module use
  irqchip/gic/realview: Support more RealView DCC variants
  Documentation/bindings: Document the Alpine MSIX driver
  irqchip: Add the Alpine MSIX interrupt controller
  irqchip/gic-v3: Always return IRQ_SET_MASK_OK_DONE in gic_set_affinity
  irqchip/gic-v3-its: Mark its_init() and its children as __init
  irqchip/gic-v3: Remove gic_root_node variable from the ITS code
  irqchip/gic-v3: ACPI: Add redistributor support via GICC structures
  irqchip/gic-v3: Add ACPI support for GICv3/4 initialization
  irqchip/gic-v3: Refactor gic_of_init() for GICv3 driver
  x86/apic: Deinline _flat_send_IPI_mask, save ~150 bytes
  x86/apic: Deinline __default_send_IPI_*, save ~200 bytes
  dt-bindings: interrupt-controller: Add SoC-specific compatible string to Marvell ODMI
  irqchip/mips-gic: Add new DT property to reserve IPIs
  MIPS: Delete smp-gic.c
  MIPS: Make smp CMP, CPS and MT use the new generic IPI functions
  MIPS: Add generic SMP IPI support
  ...

1 files changed, 20 insertions, 1 deletions

diff --git a/include/linux/irq.h b/include/linux/irq.h
index cd14cd4a22b4..c4de62348ff2 100644
--- a/include/linux/irq.h
+++ b/include/linux/irq.h
@@ -133,8 +133,11 @@ struct irq_domain;
  *                      Use accessor functions to deal with it
  * @node:               node index useful for balancing
  * @handler_data:       per-IRQ data for the irq_chip methods
- * @affinity:           IRQ affinity on SMP
+ * @affinity:           IRQ affinity on SMP. If this is an IPI
+ *                      related irq, then this is the mask of the
+ *                      CPUs to which an IPI can be sent.
  * @msi_desc:           MSI descriptor
+ * @ipi_offset:         Offset of first IPI target cpu in @affinity. Optional.
  */
 struct irq_common_data {
         unsigned int            __private state_use_accessors;
@@ -144,6 +147,9 @@ struct irq_common_data {
         void                    *handler_data;
         struct msi_desc         *msi_desc;
         cpumask_var_t           affinity;
+#ifdef CONFIG_GENERIC_IRQ_IPI
+        unsigned int            ipi_offset;
+#endif
 };
 
 /**
@@ -343,6 +349,8 @@ static inline irq_hw_number_t irqd_to_hwirq(struct irq_data *d)
  * @irq_get_irqchip_state:      return the internal state of an interrupt
  * @irq_set_irqchip_state:      set the internal state of a interrupt
  * @irq_set_vcpu_affinity:      optional to target a vCPU in a virtual machine
+ * @ipi_send_single:    send a single IPI to destination cpus
+ * @ipi_send_mask:      send an IPI to destination cpus in cpumask
  * @flags:              chip specific flags
  */
 struct irq_chip {
@@ -387,6 +395,9 @@ struct irq_chip {
 
         int             (*irq_set_vcpu_affinity)(struct irq_data *data, void *vcpu_info);
 
+        void            (*ipi_send_single)(struct irq_data *data, unsigned int cpu);
+        void            (*ipi_send_mask)(struct irq_data *data, const struct cpumask *dest);
+
         unsigned long   flags;
 };
 
@@ -936,4 +947,12 @@ static inline u32 irq_reg_readl(struct irq_chip_generic *gc,
                 return readl(gc->reg_base + reg_offset);
 }
 
+/* Contrary to Linux irqs, for hardware irqs the irq number 0 is valid */
+#define INVALID_HWIRQ   (~0UL)
+irq_hw_number_t ipi_get_hwirq(unsigned int irq, unsigned int cpu);
+int __ipi_send_single(struct irq_desc *desc, unsigned int cpu);
+int __ipi_send_mask(struct irq_desc *desc, const struct cpumask *dest);
+int ipi_send_single(unsigned int virq, unsigned int cpu);
+int ipi_send_mask(unsigned int virq, const struct cpumask *dest);
+
 #endif /* _LINUX_IRQ_H */