Merge tag 'gpio-v4.12-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-gpio

Pull GPIO updates from Linus Walleij:
 "This is the bulk of GPIO changes for the v4.12 kernel cycle.

  Core changes:

   - Return NULL from gpiod_get_optional() when GPIOLIB is disabled.
     This was a much discussed change. It affects use cases where people
     write drivers that might or might not be using GPIO resources. I
     have decided that this is the lesser evil right now.

   - Make gpiod_count() behave consistently across different hardware
     descriptions.

   - Fix the syntax around open drain/open source to not infer active
     high/low semantics.

  New drivers:

   - A new single-register fixed-direction framework driver for hardware
     that have lines controlled by a single register that just work in
     one direction (out or in), including IRQ support.

   - Support the Fintek F71889A GPIO SuperIO controller.

   - Support the National NI 169445 MMIO GPIO.

   - Support for the X-Gene derivative of the DWC GPIO controller

   - Support for the Rohm BD9571MWV-M PMIC GPIO controller.

   - Refactor the Gemini GPIO driver to a generic Faraday FTGPIO driver
     and replace both the Gemini and the Moxa ART custom drivers with
     this driver.

  Driver improvements:

   - A whole slew of drivers have their spinlocks chaned to raw
     spinlocks as they provide irqchips, and thus we are progressing on
     realtime compliance.

   - Use devm_irq_alloc_descs() in a slew of drivers, getting managed
     resources.

   - Support for the embedded PWM controller inside the MVEBU driver.

   - Debounce, open source and open drain support for the Aspeed driver.

   - Misc smaller fixes like spelling and syntax and whatnot"

* tag 'gpio-v4.12-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-gpio: (77 commits)
  gpio: f7188x: Add a missing break
  gpio: omap: return error if requested debounce time is not possible
  gpio: Add ROHM BD9571MWV-M PMIC GPIO driver
  gpio: gpio-wcove: fix GPIO IRQ status mask
  gpio: DT bindings, move tca9554 from pcf857x to pca953x
  gpio: move tca9554 from pcf857x to pca953x
  gpio: arizona: Correct check whether the pin is an input
  gpio: Add XRA1403 DTS binding documentation
  dt-bindings: add exar to vendor prefixes list
  gpio: gpio-wcove: fix irq pending status bit width
  gpio: dwapb: use dwapb_read instead of readl_relaxed
  gpio: aspeed: Add open-source and open-drain support
  gpio: aspeed: Add debounce support
  gpio: aspeed: dt: Add optional clocks property
  gpio: aspeed: dt: Fix description alignment in bindings document
  gpio: mvebu: Add limited PWM support
  gpio: Use unsigned int for interrupt numbers
  gpio: f7188x: Add F71889A GPIO support.
  gpio: core: Decouple open drain/source flag with active low/high
  gpio: arizona: Correct handling for reading input GPIOs
  ...

1 files changed, 242 insertions, 0 deletions

diff --git a/drivers/gpio/gpio-ftgpio010.c b/drivers/gpio/gpio-ftgpio010.c
new file mode 100644
index 000000000000..e9386f8b67f5
--- /dev/null
+++ b/drivers/gpio/gpio-ftgpio010.c
@@ -0,0 +1,242 @@
+/*
+ * Faraday Technolog FTGPIO010 gpiochip and interrupt routines
+ * Copyright (C) 2017 Linus Walleij <linus.walleij@linaro.org>
+ *
+ * Based on arch/arm/mach-gemini/gpio.c:
+ * Copyright (C) 2008-2009 Paulius Zaleckas <paulius.zaleckas@teltonika.lt>
+ *
+ * Based on plat-mxc/gpio.c:
+ * MXC GPIO support. (c) 2008 Daniel Mack <daniel@caiaq.de>
+ * Copyright 2008 Juergen Beisert, kernel@pengutronix.de
+ */
+#include <linux/gpio/driver.h>
+#include <linux/io.h>
+#include <linux/interrupt.h>
+#include <linux/platform_device.h>
+#include <linux/of_gpio.h>
+#include <linux/bitops.h>
+
+/* GPIO registers definition */
+#define GPIO_DATA_OUT           0x00
+#define GPIO_DATA_IN            0x04
+#define GPIO_DIR                0x08
+#define GPIO_DATA_SET           0x10
+#define GPIO_DATA_CLR           0x14
+#define GPIO_PULL_EN            0x18
+#define GPIO_PULL_TYPE          0x1C
+#define GPIO_INT_EN             0x20
+#define GPIO_INT_STAT           0x24
+#define GPIO_INT_MASK           0x2C
+#define GPIO_INT_CLR            0x30
+#define GPIO_INT_TYPE           0x34
+#define GPIO_INT_BOTH_EDGE      0x38
+#define GPIO_INT_LEVEL          0x3C
+#define GPIO_DEBOUNCE_EN        0x40
+#define GPIO_DEBOUNCE_PRESCALE  0x44
+
+/**
+ * struct ftgpio_gpio - Gemini GPIO state container
+ * @dev: containing device for this instance
+ * @gc: gpiochip for this instance
+ */
+struct ftgpio_gpio {
+        struct device *dev;
+        struct gpio_chip gc;
+        void __iomem *base;
+};
+
+static void ftgpio_gpio_ack_irq(struct irq_data *d)
+{
+        struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
+        struct ftgpio_gpio *g = gpiochip_get_data(gc);
+
+        writel(BIT(irqd_to_hwirq(d)), g->base + GPIO_INT_CLR);
+}
+
+static void ftgpio_gpio_mask_irq(struct irq_data *d)
+{
+        struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
+        struct ftgpio_gpio *g = gpiochip_get_data(gc);
+        u32 val;
+
+        val = readl(g->base + GPIO_INT_EN);
+        val &= ~BIT(irqd_to_hwirq(d));
+        writel(val, g->base + GPIO_INT_EN);
+}
+
+static void ftgpio_gpio_unmask_irq(struct irq_data *d)
+{
+        struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
+        struct ftgpio_gpio *g = gpiochip_get_data(gc);
+        u32 val;
+
+        val = readl(g->base + GPIO_INT_EN);
+        val |= BIT(irqd_to_hwirq(d));
+        writel(val, g->base + GPIO_INT_EN);
+}
+
+static int ftgpio_gpio_set_irq_type(struct irq_data *d, unsigned int type)
+{
+        struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
+        struct ftgpio_gpio *g = gpiochip_get_data(gc);
+        u32 mask = BIT(irqd_to_hwirq(d));
+        u32 reg_both, reg_level, reg_type;
+
+        reg_type = readl(g->base + GPIO_INT_TYPE);
+        reg_level = readl(g->base + GPIO_INT_LEVEL);
+        reg_both = readl(g->base + GPIO_INT_BOTH_EDGE);
+
+        switch (type) {
+        case IRQ_TYPE_EDGE_BOTH:
+                irq_set_handler_locked(d, handle_edge_irq);
+                reg_type &= ~mask;
+                reg_both |= mask;
+                break;
+        case IRQ_TYPE_EDGE_RISING:
+                irq_set_handler_locked(d, handle_edge_irq);
+                reg_type &= ~mask;
+                reg_both &= ~mask;
+                reg_level &= ~mask;
+                break;
+        case IRQ_TYPE_EDGE_FALLING:
+                irq_set_handler_locked(d, handle_edge_irq);
+                reg_type &= ~mask;
+                reg_both &= ~mask;
+                reg_level |= mask;
+                break;
+        case IRQ_TYPE_LEVEL_HIGH:
+                irq_set_handler_locked(d, handle_level_irq);
+                reg_type |= mask;
+                reg_level &= ~mask;
+                break;
+        case IRQ_TYPE_LEVEL_LOW:
+                irq_set_handler_locked(d, handle_level_irq);
+                reg_type |= mask;
+                reg_level |= mask;
+                break;
+        default:
+                irq_set_handler_locked(d, handle_bad_irq);
+                return -EINVAL;
+        }
+
+        writel(reg_type, g->base + GPIO_INT_TYPE);
+        writel(reg_level, g->base + GPIO_INT_LEVEL);
+        writel(reg_both, g->base + GPIO_INT_BOTH_EDGE);
+
+        ftgpio_gpio_ack_irq(d);
+
+        return 0;
+}
+
+static struct irq_chip ftgpio_gpio_irqchip = {
+        .name = "FTGPIO010",
+        .irq_ack = ftgpio_gpio_ack_irq,
+        .irq_mask = ftgpio_gpio_mask_irq,
+        .irq_unmask = ftgpio_gpio_unmask_irq,
+        .irq_set_type = ftgpio_gpio_set_irq_type,
+};
+
+static void ftgpio_gpio_irq_handler(struct irq_desc *desc)
+{
+        struct gpio_chip *gc = irq_desc_get_handler_data(desc);
+        struct ftgpio_gpio *g = gpiochip_get_data(gc);
+        struct irq_chip *irqchip = irq_desc_get_chip(desc);
+        int offset;
+        unsigned long stat;
+
+        chained_irq_enter(irqchip, desc);
+
+        stat = readl(g->base + GPIO_INT_STAT);
+        if (stat)
+                for_each_set_bit(offset, &stat, gc->ngpio)
+                        generic_handle_irq(irq_find_mapping(gc->irqdomain,
+                                                            offset));
+
+        chained_irq_exit(irqchip, desc);
+}
+
+static int ftgpio_gpio_probe(struct platform_device *pdev)
+{
+        struct device *dev = &pdev->dev;
+        struct resource *res;
+        struct ftgpio_gpio *g;
+        int irq;
+        int ret;
+
+        g = devm_kzalloc(dev, sizeof(*g), GFP_KERNEL);
+        if (!g)
+                return -ENOMEM;
+
+        g->dev = dev;
+
+        res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
+        g->base = devm_ioremap_resource(dev, res);
+        if (IS_ERR(g->base))
+                return PTR_ERR(g->base);
+
+        irq = platform_get_irq(pdev, 0);
+        if (!irq)
+                return -EINVAL;
+
+        ret = bgpio_init(&g->gc, dev, 4,
+                         g->base + GPIO_DATA_IN,
+                         g->base + GPIO_DATA_SET,
+                         g->base + GPIO_DATA_CLR,
+                         g->base + GPIO_DIR,
+                         NULL,
+                         0);
+        if (ret) {
+                dev_err(dev, "unable to init generic GPIO\n");
+                return ret;
+        }
+        g->gc.label = "FTGPIO010";
+        g->gc.base = -1;
+        g->gc.parent = dev;
+        g->gc.owner = THIS_MODULE;
+        /* ngpio is set by bgpio_init() */
+
+        ret = devm_gpiochip_add_data(dev, &g->gc, g);
+        if (ret)
+                return ret;
+
+        /* Disable, unmask and clear all interrupts */
+        writel(0x0, g->base + GPIO_INT_EN);
+        writel(0x0, g->base + GPIO_INT_MASK);
+        writel(~0x0, g->base + GPIO_INT_CLR);
+
+        ret = gpiochip_irqchip_add(&g->gc, &ftgpio_gpio_irqchip,
+                                   0, handle_bad_irq,
+                                   IRQ_TYPE_NONE);
+        if (ret) {
+                dev_info(dev, "could not add irqchip\n");
+                return ret;
+        }
+        gpiochip_set_chained_irqchip(&g->gc, &ftgpio_gpio_irqchip,
+                                     irq, ftgpio_gpio_irq_handler);
+
+        dev_info(dev, "FTGPIO010 @%p registered\n", g->base);
+
+        return 0;
+}
+
+static const struct of_device_id ftgpio_gpio_of_match[] = {
+        {
+                .compatible = "cortina,gemini-gpio",
+        },
+        {
+                .compatible = "moxa,moxart-gpio",
+        },
+        {
+                .compatible = "faraday,ftgpio010",
+        },
+        {},
+};
+
+static struct platform_driver ftgpio_gpio_driver = {
+        .driver = {
+                .name           = "ftgpio010-gpio",
+                .of_match_table = of_match_ptr(ftgpio_gpio_of_match),
+        },
+        .probe  = ftgpio_gpio_probe,
+};
+builtin_platform_driver(ftgpio_gpio_driver);