drivers: clk: st: Rename st_pll3200c32_407_c0_x into st_pll3200c32_cx_x

Use a generic name for this kind of PLL

Correction in dts files are already done here:
commit 5eb26c605909 ("ARM: STi: DT: Rename st_pll3200c32_407_c0_x into st_pll3200c32_cx_x")

Signed-off-by: Gabriel Fernandez <gabriel.fernandez@linaro.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>

2 files changed, 10 insertions, 10 deletions

diff --git a/drivers/clk/st/clkgen-fsyn.c b/drivers/clk/st/clkgen-fsyn.c
index 83ccf142ff2a..576cd0354d48 100644
--- a/drivers/clk/st/clkgen-fsyn.c
+++ b/drivers/clk/st/clkgen-fsyn.c
@@ -307,7 +307,7 @@ static const struct clkgen_quadfs_data st_fs660c32_F_416 = {
         .get_rate       = clk_fs660c32_dig_get_rate,
 };
 
-static const struct clkgen_quadfs_data st_fs660c32_C_407 = {
+static const struct clkgen_quadfs_data st_fs660c32_C = {
         .nrst_present = true,
         .nrst   = { CLKGEN_FIELD(0x2f0, 0x1, 0),
                     CLKGEN_FIELD(0x2f0, 0x1, 1),
@@ -350,7 +350,7 @@ static const struct clkgen_quadfs_data st_fs660c32_C_407 = {
         .get_rate       = clk_fs660c32_dig_get_rate,
 };
 
-static const struct clkgen_quadfs_data st_fs660c32_D_407 = {
+static const struct clkgen_quadfs_data st_fs660c32_D = {
         .nrst_present = true,
         .nrst   = { CLKGEN_FIELD(0x2a0, 0x1, 0),
                     CLKGEN_FIELD(0x2a0, 0x1, 1),
@@ -1077,11 +1077,11 @@ static const struct of_device_id quadfs_of_match[] = {
         },
         {
                 .compatible = "st,stih407-quadfs660-C",
-                .data = &st_fs660c32_C_407
+                .data = &st_fs660c32_C
         },
         {
                 .compatible = "st,stih407-quadfs660-D",
-                .data = &st_fs660c32_D_407
+                .data = &st_fs660c32_D
         },
         {}
 };
diff --git a/drivers/clk/st/clkgen-pll.c b/drivers/clk/st/clkgen-pll.c
index 47a38a994cac..b2a332cf8985 100644
--- a/drivers/clk/st/clkgen-pll.c
+++ b/drivers/clk/st/clkgen-pll.c
@@ -193,7 +193,7 @@ static const struct clkgen_pll_data st_pll3200c32_407_a0 = {
         .ops            = &stm_pll3200c32_ops,
 };
 
-static const struct clkgen_pll_data st_pll3200c32_407_c0_0 = {
+static const struct clkgen_pll_data st_pll3200c32_cx_0 = {
         /* 407 C0 PLL0 */
         .pdn_status     = CLKGEN_FIELD(0x2a0,   0x1,                    8),
         .locked_status  = CLKGEN_FIELD(0x2a0,   0x1,                    24),
@@ -205,7 +205,7 @@ static const struct clkgen_pll_data st_pll3200c32_407_c0_0 = {
         .ops            = &stm_pll3200c32_ops,
 };
 
-static const struct clkgen_pll_data st_pll3200c32_407_c0_1 = {
+static const struct clkgen_pll_data st_pll3200c32_cx_1 = {
         /* 407 C0 PLL1 */
         .pdn_status     = CLKGEN_FIELD(0x2c8,   0x1,                    8),
         .locked_status  = CLKGEN_FIELD(0x2c8,   0x1,                    24),
@@ -624,12 +624,12 @@ static const struct of_device_id c32_pll_of_match[] = {
                 .data = &st_pll3200c32_407_a0,
         },
         {
-                .compatible = "st,stih407-plls-c32-c0_0",
-                .data = &st_pll3200c32_407_c0_0,
+                .compatible = "st,plls-c32-cx_0",
+                .data = &st_pll3200c32_cx_0,
         },
         {
-                .compatible = "st,stih407-plls-c32-c0_1",
-                .data = &st_pll3200c32_407_c0_1,
+                .compatible = "st,plls-c32-cx_1",
+                .data = &st_pll3200c32_cx_1,
         },
         {
                 .compatible = "st,stih407-plls-c32-a9",