diff options
author | Linus Torvalds <torvalds@linux-foundation.org> | 2017-09-15 20:49:46 -0400 |
---|---|---|
committer | Linus Torvalds <torvalds@linux-foundation.org> | 2017-09-15 20:49:46 -0400 |
commit | bbe05e543bfeab1c37127f38b7e575db916fbc6c (patch) | |
tree | 30c8f1dc6465e6a5b31f51f4468cd7e7114dcde3 /Documentation | |
parent | 9db59599ae502b38b27cff6462273f84acd59927 (diff) | |
parent | aeb068c57214858b638d5ee627bb4a831f98771e (diff) |
Merge branch 'i2c/for-next' of git://git.kernel.org/pub/scm/linux/kernel/git/wsa/linux
Pull more i2c updates from Wolfram Sang:
"I2C has two more new drivers: Altera FPGA and STM32F7"
* 'i2c/for-next' of git://git.kernel.org/pub/scm/linux/kernel/git/wsa/linux:
i2c: i2c-stm32f7: add driver
i2c: i2c-stm32f4: use generic definition of speed enum
dt-bindings: i2c-stm32: Document the STM32F7 I2C bindings
i2c: altera: Add Altera I2C Controller driver
dt-bindings: i2c: Add Altera I2C Controller
Diffstat (limited to 'Documentation')
-rw-r--r-- | Documentation/devicetree/bindings/i2c/i2c-altera.txt | 39 | ||||
-rw-r--r-- | Documentation/devicetree/bindings/i2c/i2c-stm32.txt | 29 |
2 files changed, 65 insertions, 3 deletions
diff --git a/Documentation/devicetree/bindings/i2c/i2c-altera.txt b/Documentation/devicetree/bindings/i2c/i2c-altera.txt new file mode 100644 index 000000000000..767664f448ec --- /dev/null +++ b/Documentation/devicetree/bindings/i2c/i2c-altera.txt | |||
@@ -0,0 +1,39 @@ | |||
1 | * Altera I2C Controller | ||
2 | * This is Altera's synthesizable logic block I2C Controller for use | ||
3 | * in Altera's FPGAs. | ||
4 | |||
5 | Required properties : | ||
6 | - compatible : should be "altr,softip-i2c-v1.0" | ||
7 | - reg : Offset and length of the register set for the device | ||
8 | - interrupts : <IRQ> where IRQ is the interrupt number. | ||
9 | - clocks : phandle to input clock. | ||
10 | - #address-cells = <1>; | ||
11 | - #size-cells = <0>; | ||
12 | |||
13 | Recommended properties : | ||
14 | - clock-frequency : desired I2C bus clock frequency in Hz. | ||
15 | |||
16 | Optional properties : | ||
17 | - fifo-size : Size of the RX and TX FIFOs in bytes. | ||
18 | - Child nodes conforming to i2c bus binding | ||
19 | |||
20 | Example : | ||
21 | |||
22 | i2c@100080000 { | ||
23 | compatible = "altr,softip-i2c-v1.0"; | ||
24 | reg = <0x00000001 0x00080000 0x00000040>; | ||
25 | interrupt-parent = <&intc>; | ||
26 | interrupts = <0 43 4>; | ||
27 | clocks = <&clk_0>; | ||
28 | clock-frequency = <100000>; | ||
29 | #address-cells = <1>; | ||
30 | #size-cells = <0>; | ||
31 | fifo-size = <4>; | ||
32 | |||
33 | eeprom@51 { | ||
34 | compatible = "atmel,24c32"; | ||
35 | reg = <0x51>; | ||
36 | pagesize = <32>; | ||
37 | }; | ||
38 | }; | ||
39 | |||
diff --git a/Documentation/devicetree/bindings/i2c/i2c-stm32.txt b/Documentation/devicetree/bindings/i2c/i2c-stm32.txt index 78eaf7b718ed..3b5489966634 100644 --- a/Documentation/devicetree/bindings/i2c/i2c-stm32.txt +++ b/Documentation/devicetree/bindings/i2c/i2c-stm32.txt | |||
@@ -1,7 +1,9 @@ | |||
1 | * I2C controller embedded in STMicroelectronics STM32 I2C platform | 1 | * I2C controller embedded in STMicroelectronics STM32 I2C platform |
2 | 2 | ||
3 | Required properties : | 3 | Required properties : |
4 | - compatible : Must be "st,stm32f4-i2c" | 4 | - compatible : Must be one of the following |
5 | - "st,stm32f4-i2c" | ||
6 | - "st,stm32f7-i2c" | ||
5 | - reg : Offset and length of the register set for the device | 7 | - reg : Offset and length of the register set for the device |
6 | - interrupts : Must contain the interrupt id for I2C event and then the | 8 | - interrupts : Must contain the interrupt id for I2C event and then the |
7 | interrupt id for I2C error. | 9 | interrupt id for I2C error. |
@@ -14,8 +16,16 @@ Required properties : | |||
14 | 16 | ||
15 | Optional properties : | 17 | Optional properties : |
16 | - clock-frequency : Desired I2C bus clock frequency in Hz. If not specified, | 18 | - clock-frequency : Desired I2C bus clock frequency in Hz. If not specified, |
17 | the default 100 kHz frequency will be used. As only Normal and Fast modes | 19 | the default 100 kHz frequency will be used. |
18 | are supported, possible values are 100000 and 400000. | 20 | For STM32F4 SoC Standard-mode and Fast-mode are supported, possible values are |
21 | 100000 and 400000. | ||
22 | For STM32F7 SoC, Standard-mode, Fast-mode and Fast-mode Plus are supported, | ||
23 | possible values are 100000, 400000 and 1000000. | ||
24 | - i2c-scl-rising-time-ns : Only for STM32F7, I2C SCL Rising time for the board | ||
25 | (default: 25) | ||
26 | - i2c-scl-falling-time-ns : Only for STM32F7, I2C SCL Falling time for the board | ||
27 | (default: 10) | ||
28 | I2C Timings are derived from these 2 values | ||
19 | 29 | ||
20 | Example : | 30 | Example : |
21 | 31 | ||
@@ -31,3 +41,16 @@ Example : | |||
31 | pinctrl-0 = <&i2c1_sda_pin>, <&i2c1_scl_pin>; | 41 | pinctrl-0 = <&i2c1_sda_pin>, <&i2c1_scl_pin>; |
32 | pinctrl-names = "default"; | 42 | pinctrl-names = "default"; |
33 | }; | 43 | }; |
44 | |||
45 | i2c@40005400 { | ||
46 | compatible = "st,stm32f7-i2c"; | ||
47 | #address-cells = <1>; | ||
48 | #size-cells = <0>; | ||
49 | reg = <0x40005400 0x400>; | ||
50 | interrupts = <31>, | ||
51 | <32>; | ||
52 | resets = <&rcc STM32F7_APB1_RESET(I2C1)>; | ||
53 | clocks = <&rcc 1 CLK_I2C1>; | ||
54 | pinctrl-0 = <&i2c1_sda_pin>, <&i2c1_scl_pin>; | ||
55 | pinctrl-names = "default"; | ||
56 | }; | ||